# DM74LS193 Synchronous 4-Bit Binary Counters with Dual Clock

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (rippleclock) counters.

The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH.

The counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is LOW. The output will change independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent of

the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words.

September 1986

Revised February 1999

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count down input when an overflow condition exists.

to the count down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.


#### **Features**

- · Fully independent clear input
- Synchronous operation
- Cascading circuitry provided internally
- Individual preset each flip-flop

#### **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS193N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
DM74LS193M	M16A	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body


#### **Connection Diagram**



DM74LS193 Synchronous 4-Bit Binary Counters with Dual Clock


© 1999 Fairchild Semiconductor Corporation DS006406.prf

www.fairchildsemi.com



www.fairchildsemi.com

2



www.fairchildsemi.com

## Absolute Maximum Ratings(Note 1)

Operating Free Air Temperature Range	$-0^{\circ}C$ to $+70^{\circ}C$
Supply Voltage	7V
Input Voltage	7V
Storage Temperature Range	–65°C to +125°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the abbsolute maximum ratings. The "Reccommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Parameter	Min	Nom	Max	Units	
Supply Voltage	4.75	5	5.25	V	
HIGH Level Input Voltage	2			V	
LOW Level Input Voltage			0.8	V	
HIGH Level Output Current			-0.4	mA	
LOW Level Output Current			8	mA	
Clock Frequency (Note 2)	0		25	MHz	
Clock Frequency (Note 3)					
Pulse Width of any Input (Note 4)	20			ns	
Data Setup Time (Note 4)	20			ns	
Data Hold Time (Note 4)	0			ns	
Enable Time to Clock (Note 4)	40			ns	
Free Air Operating Temperature	0		70	°C	
	HIGH Level Input Voltage     LOW Level Input Voltage     HIGH Level Output Current     LOW Level Output Current     Clock Frequency (Note 2)     Clock Frequency (Note 3)     Pulse Width of any Input (Note 4)     Data Setup Time (Note 4)     Data Hold Time (Note 4)     Enable Time to Clock (Note 4)	HIGH Level Input Voltage   2     LOW Level Input Voltage   1     HIGH Level Output Current   1     LOW Level Output Current   0     Clock Frequency (Note 2)   0     Clock Frequency (Note 3)   20     Pulse Width of any Input (Note 4)   20     Data Setup Time (Note 4)   0     Enable Time to Clock (Note 4)   40	HIGH Level Input Voltage 2   LOW Level Input Voltage 2   HIGH Level Output Current 0   LOW Level Output Current 0   Clock Frequency (Note 2) 0   Clock Frequency (Note 3) 20   Pulse Width of any Input (Note 4) 20   Data Setup Time (Note 4) 0   Enable Time to Clock (Note 4) 40	HIGH Level Input Voltage2LOW Level Input Voltage0.8HIGH Level Output Current-0.4LOW Level Output Current8Clock Frequency (Note 2)0Clock Frequency (Note 3)20Pulse Width of any Input (Note 4)20Data Setup Time (Note 4)0Data Hold Time (Note 4)0Enable Time to Clock (Note 4)40	

Note 2:  $C_L = 15 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$ ,  $I_A = 25^{\circ}\text{C}$  and  $V_{CC} = 5\text{V}$ .

Note 3:  $C_L$  = 50 pF,  $R_L$  = 2 k $\Omega,~I_A$  = 25°C and  $V_{CC}$  = 5V.

Note 4:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
				(Note 5)			
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V <sub>OH</sub>	HIGH Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	2.5	3.4		V	
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.7	3.4		İ	
V <sub>OL</sub>	LOW Level Output	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max		0.25	0.4		
	Voltage	$V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	İ	
I <sub>I</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA	
IIH	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ	
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA	
I <sub>OS</sub>	Short Circuit	V <sub>CC</sub> = Max	-20		-100	mA	
	Output Current	(Note 6)	-20		-100	- IIIA	
Icc	Supply Current	V <sub>CC</sub> = Max (Note 7)		19	34	mA	

Note 5: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: I<sub>CC</sub> is measured with all outputs open, CLEAR and LOAD inputs grounded, and all other inputs at 4.5V.

Symbol	Parameter	From (Input)	$R_L = 2 k\Omega$				
		To (Output)	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25		20		MHz
t <sub>PLH</sub>	Propagation Delay Time	Count Up		26		30	ns
	LOW-to-HIGH Level Output	to Carry					
t <sub>PHL</sub>	Propagation Delay Time	Count Up		24		36	ns
	HIGH-to-LOW Level Output	to Carry					
t <sub>PLH</sub>	Propagation Delay Time	Count Down		24		29	ns
	LOW-to-HIGH Level Output	to Borrow					
t <sub>PHL</sub>	Propagation Delay Time	Count Down		24		32	ns
	HIGH-to-LOW Level Output	to Borrow					
t <sub>PLH</sub>	Propagation Delay Time	Either Count		38		45	ns
	LOW-to-HIGH Level Output	to Any Q					
t <sub>PHL</sub>	Propagation Delay Time	Either Count		47		54	ns
	HIGH-to-LOW Level Output	to Any Q					
t <sub>PLH</sub>	Propagation Delay Time	Load to		40		41	ns
	LOW-to-HIGH Level Output	Any Q					
t <sub>PHL</sub>	Propagation Delay Time	Load to		40		47	ns
	HIGH-to-LOW Level Output	Any Q					
t <sub>PHL</sub>	Propagation Delay Time	Clear to		35		44	ns
	HIGH-to-LOW Level Output	Any Q					

DM74LS193

www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.